Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world --- come join our team and see how YOU can make a difference.
Job Description:
Job Summary
As a Staff level layout engineer, you will be responsible for block level analog circuit design, simulation; schematic capture; layout verification and post-layout extraction and simulation; top-level integration and verification.
Requirements:
Solid design knowledge and experience in ADC design: SAR/Delta-Sigma/Counting/Pipelined
Good design knowledge in Low-Noise Amplifier/Op-amp/RF design is a plus
Solid understanding of transistor level analog and digital circuit theory
Good analog integrated circuit implementation skills and knowledge in reducing design risk
Proficiency in design tools such as Cadence/Mentor
Solid knowledge in layout design and extraction is a plus
Knowledge of digital design flow, digital system, and analog/digital interface and integration is a plus
Experience on mixed-mode system level simulation (i.e., AMS) on SOC is a plus
Self-motivated, willing to learn new technologies, & capable of working effectively within a group of individuals across multiple disciplines (analog, digital, system/algorithms, packaging/ESD, test/application and etc.).
Minimum Master Degree (M.S. or M.Eng.) in Electrical Engineering
Fluency in English
Location: Portugal (Lisbon / Porto)
Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.
#J-18808-Ljbffr